

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): Craig T. Salling, et al.

Art Unit: 2813

Division of Serial No.: 09/975,107


Examiner: David L. Hogans

Filed: Herewith

Docket: TI-32206.1

For: Method to Increase Substrate Potential in MOS Transistors Used in ESD Protection Circuits

"EXPRESS MAILING" Mailing Label No. EV334469215US. I hereby certify that this paper is being deposited with the U.S. Postal Service Express Mail Post Office to Addressee Service under 37 CFR 1.10 on the date shown below and is addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.


Karen Vertz

7-29-03
Date

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

PRELIMINARY AMENDMENT

Dear Sir:

Prior to the examination of the above-identified application, please amend as follows:


IN THE CLAIMS:

Please cancel Claims 1-11.

Should the Examiner have any further comments or suggestions, it is respectfully requested that the Examiner contact the undersigned in order to expeditiously resolve any outstanding issues.

Texas Instruments Incorporated
P.O. Box 655474 M/S 3999
Dallas, Texas 75265
(972) 470-0130

Respectfully submitted,


Gary C. Honeycutt
Reg. No. 20,250
Attorney for Applicants